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Abstract 
This work reports on studies and the fabrication process development of 
micromechanical silicon-on-insulator (SOI) devices. SOI is a promising starting 
material for fabrication of single crystal silicon micromechanical devices and basis 
for monolithic integration of sensors and integrated circuits. The buried oxide layer 
of an SOI wafer offers an excellent etch stop layer for silicon etching and sacrificial 
layer for fabrication of capacitive sensors. Deep silicon etching is studied and the 
aspect ratio dependency of the etch rate and loading effects are described and 
modeled. The etch rate of the deep silicon etching process is modeled with a simple 
flow conductance model, which takes into account only the initial etch rate and 
reaction probability and flow resistance of the etched feature. The used model 
predicts qualitatively the aspect-ratio-dependent etch rate for varying trench widths 
and rectangular shapes. The design related loading can be modeled and the effects of 
the loading can be minimized with proper etch mask design.  
The basic SOI micromechanics process is described and the drawbacks and 
limitations of the process are discussed. Improvements to the process are 
introduced as well as IR microscopy as a new method to inspect the sacrificial 
etch length of the SOI structure.  
A new fabrication process for SOI micromechanics has been developed that 
alleviates metallization problems during the wet etching of the sacrificial layer. 
The process is based on forming closed cavities under the structure layer of SOI 
with the help of a semi-permeable polysilicon film.  
Prototype SOI device fabrication results are presented. High Q single crystal 
silicon micro resonators have potential for replacing bulky quartz resonators in 
clock circuits. Monolithic integration of micromechanical devices and an 
integrated circuit has been demonstrated with the developed process using the 
embedded vacuum cavities. 
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1. Introduction 
1.1 Background 
Integrated circuits made on single crystal silicon have revolutionized our way of 
life. Silicon chips have penetrated into every conceivable place and will 
probably continue to do so in the future. Besides its favorable electronic 
properties, over the past two to three decades silicon has become increasingly 
attractive as a mechanical material. Silicon is an abundant and inexpensive 
material that has excellent mechanical properties [1, 2]. Silicon process 
technology is well suited for making miniaturized devices, and patterning 
technologies are well developed. Features below 100 nm in size are routinely 
fabricated in modern integrated circuit (IC) fabs. The most important factor in 
the success of silicon microfabrication is that processes are mostly batch 
processes, which facilitates huge scaling benefits. What could be a cheaper man-
made highly sophisticated object than an integrated circuit? Hundreds of 
millions of transistors are placed on a chip that costs only tens of Euros or less.  
The mature mass fabrication technology for making integrated circuits has 
inspired engineers and scientists to seek out new applications for silicon that 
utilize its excellent mechanical properties, eventually introducing new 
functionality into silicon integrated circuits. A technological revolution similar 
to the one in which transistors were replaced by vacuum tubes can happen again 
with silicon micromechanics replacing bulky mechanical sensors and actuators. 
Miniaturization of mechanical devices can bring about unforeseen products and 
applications. 
New applications include all kinds of sensors and actuators. The new 
microsystems technology (MST) or micro-electromechanical systems (MEMS) 
tries to add senses to the silicon chips already existing brain  its computing 
power. The highest volume of micromechanical applications today are 
accelerometers for the automotive industry, light processors for data projectors, 
and inkjet printer heads. Commercial breakthroughs in medical and health care 
applications and wireless communication applications are eagerly awaited by 
industry.  
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1.2 Scope and objectives of the thesis 
The common objective of all the projects that contribute to this thesis has been 
the development of silicon-on-insulator (SOI) micromachining technology, and 
gaining an understanding of the possibilities and limitations of this relatively 
new branch of micromechanics. As the thickness of bonded and etched SOI 
(BESOI) structure layers requires different etch tools and etch processes 
compared to what is common in the semi-conductor industry, significant effort is 
dedicated to deep silicon etching of SOI structures. Emphasis has been given to 
studying phenomena related to device layout design. The physics and chemistry 
of the etching process and etch process development have intentionally been 
given a secondary position. 
Development and integration of device fabrication steps into processes, as well 
as fabrication of sample devices and prototypes, have been the most important 
aspect of the current work. All the devices processed during this work were 
micro-electromechanical; no fluidic or optical devices were fabricated, though 
this versatile fabrication technology could be adapted to those purposes also. 
The device operation was in all cases based on electrostatic actuation and 
capacitive readout. A schematic example of micromechanical SOI device is 
shown in Figure 1. 
 
carrier wafer
device layer
buried oxide air gap
seismic mass spring
 
Figure 1. Example of a micromechanical SOI device. 
Wafer bonding and pre-bond processing have been excluded from this work, 
which has concentrated on fabrication methods available in a conventional 
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integrated circuit fabrication environment. However, some analysis methods and 
MEMS-specific release and drying methods not used in IC fabrication are 
studied and applied when considered useful or necessary.  
1.3 Facilities, equipment, and methods  
This work was performed in the Microelectronics research field at VTT 
Information Technology. Full access to a clean room and integrated a circuit 
fabrication line were available throughout. The fabrication line consisted of 
complete equipment suitable for 0.6 micrometer gate-length CMOS circuits on 
100 mm diameter silicon wafers. Lithography was done mainly with a I-line 
(365 nm wavelength) stepping aligner. Low-pressure chemical vapor deposition 
(LPCVD) processes and plasma etching processes for typical IC materials have 
been also available. Standard metrology and wafer level characterization 
methods available include optical microscopy, reflectometry and profilometry. 
Etch depths are measurements from cross-sections of cleaved or sawn samples 
by scanning electron microscope (SEM). Electrical measurements are performed 
at wafer level using a wafer probe station and standard semi-conductor 
parameter and impedance possible. In many cases measurements in vacuum are 
necessary, after which the devices are diced and wire-bonded.  
Some analyses and measurements were performed by our colleagues in the VTT 
Microsensing research field, or in various laboratories of Helsinki University of 
Technology. 
1.4 Summary of papers 
This thesis includes six publications dealing with topics relevant to development 
of SOI micromechanics fabrication processes and prototype devices. 
Paper I reports etching and etch rate modeling results of high aspect ratio 
features. The applied model describes the deceleration of the etch rate in deep 
silicon etching qualitatively with various pattern shapes. The limiting 
mechanisms for the etching of high aspect ratio features are discussed.  
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Paper II reports the results of characterization of loading effects in deep silicon 
etching.The importance of the loading effect on the silicon etch rate is compared 
with the aspect ratio dependent etch rate.   
Paper III describes the application of near infrared (IR) microscopy for 
determining the sacrificial etch length of SOI buried oxide and for inspecting the 
release process results of SOI devices in a fast and non-destructive way.  
Paper IV presents the square-extensional single crystal resonator and its 
application as part of a reference oscillator, an example of the promising 
applications of SOI micromechanics. The resonators were fabricated with 
methods developed during the course of this work and described in the thesis. 
Paper V introduces "plug-up", a new fabrication process for SOI 
micromechanics. The plug-up process alleviates problems with aluminum 
exposure to oxide etchant during sacrificial etching. It is also shown that with 
this process notching and stiction problems can be avoided. 
Paper VI describes how the developed plug-up process can be used as a 
platform for monolithic integration of SOI MEMS and CMOS integrated 
circuits. All types of transistors and passive devices fabricated after a plug-up 
sequence on wafers having vacuum cavities are shown to work similarly to 
devices made on standard bulk silicon wafers. 
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2. Silicon micromechanics 
A short review of existing process technologies for making micromechanical 
devices of silicon is given here. The key advantages and differences of the 
process technologies are compared and the motivation is given for the current 
interest in SOI micromachining. Obviously, silicon is not the only material 
choice for micromechanics; there are plenty of other suitable materials such as 
other semiconductors, metals, ceramics, and polymers, but these are beyond the 
scope of this work. 
2.1 Surface and bulk micromechanics 
Silicon micromechanics traditionally falls into two categories. The first is 
surface micromechanics, where structures are based on thin films grown or 
deposited on the wafer surface. The most widely used material in surface 
micromechanics is low-pressure chemical vapor deposited (LPCVD) 
polycrystalline silicon as a structural material and silicon dioxide as a sacrificial 
layer. The silicon wafer acts merely as a carrier for the structures. The devices 
are made of thin films deposited on the surface; the maximum thickness of the 
film stack is of the order of a few micrometers. The processes are similar to 
those used in semiconductor IC fabrication. A schematic fabrication process 
flow of a polysilicon cantilever beam [3] is depicted in Figure 2. 
poly-Si
<Si>
SiO2
a b c
 
Figure 2. Simplified fabrication process of polysilicon cantilever beams; a) 
patterning of sacrificial layer, b) poly deposition and patterning, and c) 
sacrificial layer etching.  
First a sacrificial oxide layer is deposited and patterned. Selection of the 
deposition method depends on the characteristics required on the oxide. If a high 
etch rate in hydrofluoric acid is required, a doped LPCVD oxide like phospho-
silicate glass (PSG) is a suitable choice. The structural polysilicon is then 
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deposited over the sacrificial layer and patterned. After patterning of the 
polysilicon, the structure is released by etching the sacrificial layer beneath the 
structure. Despite the apparent simplicity of the above process there are many 
constraints and difficulties in the fabrication of such polysilicon devices. The 
internal film stress in the structural material should be controlled. Usually the 
deposited polysilicon film is originally under compressive stress and thicker 
polysilicon films can have non-uniform stress along the film thickness. The 
compressive stress causes buckling of the released bridge structures [3] and the 
internal stress gradient causes bending of the cantilever beams. Low tensile 
stress is desired in order to make the structures stiffer to avoid stiction [4] of the 
released structures. The internal stress in the deposited polysilicon film can be 
controlled by deposition conditions, post-deposition annealing [3, 5], or film 
doping [6]. The bridge structures, which have both ends fixed, are less sensitive 
to stiction and to bending by the stress gradient than cantilevers that stick to the 
substrate at shorter released beam lengths. Thus bridges or other structures 
supported at the edges are preferred over cantilever beams, which have only one 
support point, when structures are made of polysilicon thin films. On the other 
hand, cantilever beams of the same flexibility consume a smaller silicon area 
than do bridge structures. 
The advantage of polysilicon surface micromachining is that all the fabrication 
methods, equipment and materials can be the same as used in standard CMOS 
fabrication [3, 7, 8]. With one or two polysilicon layers it is possible to fabricate 
various kinds of devices including motors, resonators, varactors etc [9]. With 
planar processes and chemical-mechanical polishing (CMP) planarization [10] it 
is possible to increase the number of polysilicon layers. The process developed 
by Sandia National Laboratories has five polysilicon layers [11]. 
Although polysilicon has very good mechanical properties and the processing 
technology is mature, the electronic properties of polysilicon are inferior compared 
to single crystal silicon, and the capacitance density obtainable with thin 
polysilicon layers is rather limited. The emerging SOI micromachining techniques 
are expected to alleviate some of these problems. Other ways to increase the 
capacitance density and the height of the structures are using a thicker film and 
increasing the surface area of capacitors by etching deep trenches into the 
substrate, which is no longer traditional surface micromachining.  
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The second main category is bulk micromechanics, where the devices are made of 
the silicon wafer material by etching, usually by inexpensive anisotropic wet 
etching. The structure thickness can be as high as the wafer thickness. Silicon is 
etched anisotropically in KOH, EDP or TMAH solutions. These alkaline solutions 
are convenient and highly selective etchants for silicon. All these etchants etch 
silicon anisotropically, which may be an advantage or disadvantage depending on 
desired result. The anisotropy of wet etching is a result of the crystalline structure 
of the silicon: some crystal orientations are more resistant to etching than others. 
The typical pyramid shapes or V-grooves are produced to a <100>-oriented silicon 
wafer by an anisotropical etchant, when the etching reaction proceeds in the 
<100> direction and stops when the etch front hits the {111}-planes [12, 13]. The 
inclined sidewalls of the etched trench restrict the freedom of structure design and 
can lead into excess consumption of silicon surface.  
A main benefit of bulk micromachining is that large seismic mass is available 
for accelerometers or other inertial sensors, where sensitivity is scaled with the 
seismic mass. 
2.2 SOI micromechanics 
Silicon on insulator wafers has long been used for fabrication of high voltage, 
latch-up free and radiation hard integrated circuits. SOI wafers for IC use are 
usually made by SIMOX technology or newer layer transfer technologies [14]. 
They have relatively thin oxide and structure layers (100200 nm thick). The 
insulating buried oxide (BOX) layer reduces leakage currents, eliminates the 
latch-up, and reduces the parasitic capacitances, since the devices are now 
isolated with an insulating layer instead of junction isolation. 
Fabrication of SOI wafers by silicon fusion bonding was introduced in the eighties. 
In the bonding process the bondable surfaces of the two wafers are bonded together 
without external pressure and annealed at elevated temperature [15]. 
The bondable surfaces should be clean and smooth. The attraction forces utilized 
in wafer bonding are mainly van der Waals interaction or hydrogen bridge bonds 
[16, 17]. To assist the bonding the surfaces should be activated. The bonding 
strength (measured as surface energy) is dependent on the surface quality, 
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activation method, bonding atmosphere, and annealing time and temperature. 
The wafers that are bonded can have pre-patterned structures to form cavities 
during bonding.  
After bonding, the other wafer is preferentially etched or ground to the desired 
thickness and polished. The practical minimum thickness of the structure layer 
that can be fabricated is in the range of few micrometers. Fusion bonding is not a 
preferred method for state-of-the-art VLSI SOI as the obtainable silicon layer 
thickness is generally too thick with minimum thickness in the 5 µm range. The 
thickness of the SOI structure should be scaled with device dimensions and 
operational voltages. The technology has been used to fabricate SOI substrates 
for silicon power devices, and also has wide applications in the fabrication of 
silicon sensors, actuators and other microstructures. 
The fusion bonding method was quickly adapted to fabrication of pressure sensors 
because of the simplicity of making sealed cavities by bonding pre-patterned 
wafers [18, 19, 20]. Some bottlenecks of polysilicon surface micromachining are 
alleviated by wafer bonding. Superior silicon quality, low internal stress, 
reproducibility of mechanical properties and larger structure thickness range are 
obtained with bonded SOI. 
Silicon fusion bonding (SFB) has already been used in novel accelerometers, 
high-temperature pressure sensors, miniature pressure sensors and high over-
range pressure sensors. Interest in SOI micromachining exploded as the new 
deep silicon etching methods evolved [21]. The Bosch patents [22, 23] on 
switched silicon etch process and equipment manufacturers efforts in the area of 
etch reactors and plasma sources [24, 25] have enabled the development of new 
silicon high aspect ratio microstructure technology (HARMST). In one of the 
first trials of SOI micromachining using ordinary RIE, Benitez et al. [26] 
presented many of the features of this new SOI micromachining. The main 
benefits of SOI micromachining over polysilicon surface micromachining are 
the following: It is a mechanically excellent single crystal material; cavities can 
be fabricated by bonding patterned wafers; a wide range of structure thickness is 
available; high aspect ratio structures are possible; the oxide layer is highly 
versatile as a sacrificial, isolation or etch stop layer. 
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The main advantages of SOI micromachining over bulk micromachining are as 
follows: Cavities can be fabricated by bonding patterned wafers; there is 
effective electrical isolation and good availability of the etch stop layer; and 
there is freedom of shapes in dry etching. The key points of different silicon 
micromachining technologies are compared in Table 1.  
Table 1.  Comparison of micromachining technologies. 
Surface 
micromachining 
Bulk micromachining SOI 
Thin structures Thick structures Thick and thin structures 
Low mass Large mass Large mass possible 
IC compatibility No IC compatibility IC compatibility 
Insulating layers 
available 
No insulating layers Insulating layers available 
Control of thin film 
thickness 
Thickness control by timed 
etching or crystal orientation 
Control of layer thickness 
by grinding and polishing 
Low price starting 
material 
Low price starting material High price starting material 
Stress control required Low stress structures Low stress structures 
 
The distinction between surface micromechanics and SOI mechanics is not clear. 
The fabrication methods used for SOI micromachining are mostly the same 
planar processes as those used for polysilicon surface micromechanics. The 
structure layer thickness in SOI micromachining can be almost anything above 
5 µm and even thin IC SOI has been used for micro resonators [27]. The 
LPCVD polysilicon structures are usually limited to about four micrometers in 
thickness but the epipoly (thick polycrystalline silicon films deposited in the 
epireactor) wafers come close to SOI in all their properties except for crystalline 
structure [28]. The HexSil process is another way to increase the effective height 
of polysilicon structures [29, 30]. 
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2.3 Monolithic integration of MEMS and ICs 
As the integrated circuits are predominantly made of silicon and the new 
microsystem technology is also mainly based on silicon, it is only natural that 
methods for combining both the mechanical and electrical functions within one 
chip are eagerly sought after.  
The compatibility of IC process and micromechanics process does not come 
naturally, but the integration requires modifications and compromises to either 
part to achieve compatibility. The fabrication process flow of an integrated 
microsystem should be considered comprehensively, because the processing 
steps are strongly correlated and a small change in one process parameter can 
cause a chain of changes in other parameters. Modularity is often desired for 
simplifying process changes and the design of possible new devices [31]. First 
the order in which the different elements are fabricated should be chosen. This 
partitioning and ordering of the main process modules can be done in several 
ways: the MEMS part can be fabricated before IC or vice versa or the whole 
process can be a mixed process where the fabrication steps are interleaved. The 
main points of the most common integration approaches are presented here.  
2.3.1 MEMS first 
A prerequisite for any IC process is the availability of a smooth high quality 
single crystal silicon surface for active device processing. The wafer surface has 
to be planarized if the MEMS part is done before the IC process. The materials 
used in MEMS parts should be IC compatible, which in practice usually makes 
the list of usable materials very short, leaving only polysilicon, silicon dioxide 
and silicon nitride as material choices. Single crystal silicon is also a possible 
material for MEMS structures, but planarization after fabrication of thick 
mechanical structures may pose problems. In every case, the structure has to 
withstand the harsh semiconductor fabrication process conditions including high 
temperature steps, ion implantations, etching steps and so on. Another issue is 
that the MEMS structures must not unpredictably disrupt the IC fabrication. IC 
foundry acceptance of wafers with pre-processed MEMS structures is hard to 
get, and usually it is possible for high volume applications only. 
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The main reason for using the MEMS first approach is that the stress control of 
polysilicon requires high temperature annealing, which is not compatible with 
the IC metallization schemes or shallow junctions needed in modern circuits.  
Examples of the MEMS first approach are the Sandia Laboratories process [32] 
and Analog Devices´ ModMEMS process [33]. The mechanical parts are 
constructed of polysilicon and oxide layers. The polysilicon layers are protected 
with an oxide layer and single crystal silicon is deposited epitaxially in regions 
where circuits are later processed. The epitaxial layer is polished with CMP 
before circuit fabrication. 
In another approach micromechanical devices are fabricated in a trench etched 
on the surface of the wafer. Once these devices are completed, the trenches are 
refilled with oxide, planarized using chemical-mechanical polishing, and sealed 
with a nitride membrane. The wafers with the embedded micromechanical 
devices are then processed using a conventional CMOS process. Additional 
steps are added at the end of the CMOS process to expose and release the 
embedded micromechanical devices.  
A fine example of a different MEMS first approach is Infineon´s cavity 
micromachining [34], where released polysilicon accelerometer structures are 
embedded within a wafer-level vacuum, which also forms a zero-level 
encapsulation for micromechanical devices.  
2.3.2 IC first 
One main benefit of the IC first approach is that the standard IC process can be 
used and the IC foundry can fabricate a suitable amount of wafers for post-
processing without the extra cost of IC process development. Post-processing 
can then be performed outside the original IC fab, but intimate co-operation 
between the IC foundry and MEMS post-processing design is required. In this 
case, more material options are available for MEMS fabrication. The thermal 
budget, however, is very limited, because the aluminum metallization cannot be 
heated above 450°C. 
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Small changes in the IC process are possible to make post-processing easier. 
Bustillo et al. [35] developed a modular integrated approach in which the 
aluminum metallization of CMOS is replaced with tungsten to enable the CMOS 
to withstand subsequent micromechanical processing steps up to 700°C. 
In the IC first approach one can use the IC metallization layers as structural 
layers or one can use the polysilicon gate material as mechanical material. 
However, these materials are not optimized for mechanical operation and 
typically one must use post-processing of CMOS wafers to achieve the desired 
mechanical properties. The extra metal and insulator layers can be deposited and 
patterned after the IC process, but great care must be taken not to exceed the 
allowed thermal budget and to use etching methods that do not attack the CMOS 
parts. A new structural material choice for post-CMOS MEMS integration is 
polycrystalline silicon-germanium, which can be deposited and annealed at 
temperatures below 450ºC [36]. 
The post-processing of IC can also be some kind of etching and release of single 
crystal structures, like QinetiQ´s thick film SOI approach [37] or the SCREAM 
(Single Crystal Reactive Etching and Metallization) process for isolating 
structures from a bulk silicon wafer [38]. 
2.3.3 Mixed processes 
Mixed processing is the most difficult way to fabricate integrated microsystems. 
Both the MEMS and IC parts should be designed at the same time, which makes 
the modular design difficult. Mixed processing is an expensive solution and 
suitable only for high-volume applications. Most mixed processes try to preserve 
the modularity. 
A rather obvious approach to mixed processing is to insert deposition and 
patterning of MEMS parts between the front and back ends of the IC process, as 
in done by Analog Devices and Siemens [39]. However, they fail to report how 
the aluminum metallization and oxynitride passivation are realized after release 
of the micromechanical structures. In Motorola´s process [40] for monolithic tire 
pressure sensor fabrication, polysilicon MEMS structure fabrication is inserted 
between gate stack formation and temperature-sensitive source/drain formation.   
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For thick SOI MEMS Lemkin et al. [41] has designed a mixed process where 
isolation trenches are etched and backfilled before fabrication of integrated 
circuitry. In Analog Devices in the SOI MEMS process by Lewis et al. [42], 
poly-nitride insulation plugs are fabricated before the circuitry. This thick SOI 
approach allows the use of multi-level metallization in ICs, thus utilizing the full 
performance of a modern fine-line, high-density IC process. The post-processing 
steps for MEMS are all low temperature steps. The circuits must be protected 
during the final sacrificial oxide etching HF. 
In a merged process by Weigold et al. [43], which uses bulk silicon for 
micromechanical elements, deep wells are made before the IC process to form 
pn-junctions that work as a chemical etch stop during release of the mechanical 
structures. VTT`s plug-up process [Paper VI], which is described later in this 
work, uses prefabricated vacuum cavities and isolation trenches before 
integrated circuit fabrication, which eliminates the need for wet etching of 
sacrificial oxide after CMOS. 
 23 
3. Silicon plasma etching for 
micromachining 
In this chapter deep silicon etching and its most important non-idealities are 
reviewed and the results of studies on etching and developments obtained during 
the course of this work are presented.  
3.1 Plasma etching 
Silicon plasma etching has long been the preferred method for patterning 
polysilicon gates of MOSFETs in fabrication of integrated circuits. Wet etching 
of conductors in liquid solutions was widely used in the past until requirements 
for line-width control necessitated the use of dry plasma etching. Plasma etching 
can offer better reproducibility and dimensional control because the etching can 
be anisotropic. In principle, plasma etching can be purely physical (sputtering), 
purely chemical, or ion-driven etching. Furthermore, ion-driven etching can be 
complicated by an etch inhibitor mechanism by addition of extra feed gases in 
the reaction chamber or by sputtering from the mask material. The anisotropy in 
plasma etching is a result of complex interactions of ion bombardment, chemical 
etching by neutrals, and deposition of sidewall passivation layers into etched 
features. Traditionally, plasma etching was used to pattern thin films, but with 
the success in etching of deep capacitor trenches for memory circuits [44] the 
interest in micromechanics applications and HARMST has also grown. 
Traditional parallel plate-reactive ion etchers (RIE) [45], inductively coupled 
plasmas (ICP) [24, 46], and microwave plasmas [25, 47, 48] have been used for 
etching high aspect ratio trenches in silicon. The most typical plasma etcher 
configuration is the parallel plate etcher, but inductively coupled plasma 
arrangements have gained popularity for generating high density plasmas 
suitable for fast etching with relatively low voltage bias [24]. The generation of 
plasma further from the wafer surface helps to reduce the adverse effects of ion 
bombardment and sample heating. Some of the etch processes have been 
cryogenic [25, 49]. The chemistry has been based on halogens, fluorine being 
the most used because of its highest reactivity with silicon. Room temperature 
operation has been more popular than cryogenic, because the cryogenic fluorine 
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process is more temperature sensitive than a room temperature ICP process [50]. 
Chlorine and bromine have been used when suppression of lateral etching or 
undercut has been required [51].  
In deep silicon etching for MEMS, typical etch depths are in the range of 10500 
µm. Fluorine based chemistry has been shown to achieve etch rates of several 
microns per minute, making deep silicon etching in plasma a viable alternative 
for KOH or TMAH based wet etching. With the high-density plasma generated 
in the ICP reactor it is possible to etch through the wafer [52], as shown in 
Figure 3. The etching is almost independent of the crystal orientation; it has 
excellent selectivity against masking oxide and photoresist layers and has a 
nearly vertical sidewall profile. 
 
Figure 3. Vertical through-wafer trenches etched with a modern ICP reactor. 
3.2 The Bosch process 
An important invention in the development of deep silicon etching for 
micromachining is the Bosch process [22, 23], which enables etching of vertical 
sidewalls with a high etch rate and high selectivity against oxide and photoresist 
mask materials [24]. It is based on alternating silicon etching with SF6 and 
fluorocarbon film-forming passivation steps with C4F8. The cyclic nature of the 
process is depicted in Figure 4. The Bosch process is sometimes also called the 
time domain multiplexed process, switched process, or deep reactive ion etching 
(DRIE), and the equipment manufacturers call the process by their trademarks. 
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Figure 4. Deep silicon etching using the Bosch process: a) isotropic etch step, b) 
passivation deposition, c) removal of passivation layer, d) etch step, and e) 
resulting trench after repetition of steps b-c-d. 
Traditional non-switched processes rely on simultaneous etching and deposition 
of the sidewall passivation layer. Different chemistry is then used, O2 can be 
added to SF6 for aiding formation of the passivation layer, and the use of CHF3 
is also popular in silicon trench etching [45]. Anisotropy can also be achieved by 
suppression of spontaneous isotropic etching by cooling the wafer to cryogenic 
temperatures or by using a more aggressive ion bombardment component in the 
etching process. 
In a typical etching system for the Bosch process, two 13.56 MHz generators are 
employed: a high-power coil generator for creating an intense inductively 
coupled plasma (ion concentration above 1011 cm-3), and an independent low-
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power generator for biasing the wafer electrode (platen). Despite high power and 
high plasma intensity, the bias voltage is relatively low. The wafer is cooled 
during the process by helium backside flow. The wafer can be clamped to chuck 
either electrostatically or mechanically to ensure thermal contact to the 
electrode. Electrostatic clamping is used in this work. If thermal contact is lost or 
otherwise insufficient, the wafer temperature can rise too high for passivation 
deposition. The system configuration is described elsewhere [24], as are 
thorough process responses for main parameters [5355]. 
The etching begins with an isotropic etch step, during which the exposed silicon 
is isotropically etched with SF6 (sulfur hexafluoride) plasma. During the 
following passivation step a thin fluorocarbon film is deposited from C4F8 
(octofluorocyclobutane). The fluorocarbon film acts as a sidewall passivation. 
The passivation layer is removed from the horizontal surfaces at the beginning 
of the next etching step. The alternation of etching and passivation steps 
produces the typical scallops on the sidewalls. The scallops and other typical 
undesired features of the switched process are shown in Figure 5.  
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Figure 5. Typical features of the Bosch process: a) mask undercut and scallops, 
b) aspect ratio dependent etch rate, c) notching, and d) sidewall roughness. 
The system is very versatile and the etching process can be tailored for various 
applications. The main parameters of the two baseline processes used in this 
work are tabulated in Table 2. 
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A high rate process [56] is targeted for through-wafer etching. It has a long etch 
pulse followed by a shorter deposition pulse, at a pressure of 40 mtorr. The 
maximum etch rate is more than 7 µm/min. The etch rate uniformity, profile, and 
undercut of this process are compromised for the high etch rate [56]. 
The SOI or low etch rate process is used for etching the device layers of 
micromechanical SOI wafers which are typically 515 µm thick. The maximum 
etch rate is 1.6 µm/min in our process. The process pressure is 15 mTorr with 
equal etch and deposition pulse lengths. Its main characteristics are good profile 
control and small aspect ratio dependent etch rate (ARDE).  
Table 2. Parameters and performance of baseline etch recipes used in this work [56]. 
Process SOI Deep 
Target depth 520 µm 380525 µm 
Pressure (mTorr) 
SF6/C4F8 pulse times 
(etch: pass) 
15 
5 s : 5 s 
40 
13 s : 7 s 
SF6/C4F8 flows (sccm) 129/120 129/85 
Coil/platen power (W) (etch) 600/8 600/10 
Maximum etch rate (ER)  
(for 128 µm feature, µm/min) 
Average ER (AR=10:1) 
1.6 
 
1.35 
7 
 
4.85 
Si:Ox selectivity 150:1 250:1 
Si:Photoresist selectivity 80:1 Not measured 
Undercut (micron) 0.25 2 
Sidewall profile (angle) Positive Retrograde/barrel 
 
3.3 Aspect ratio dependent etch rate (ARDE) 
The first non-ideality observed is the ARDE or RIE lag. While etching high 
aspect ratio trenches into silicon with reactive ion etching (RIE) using an SF6/O2 
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chemistry, it is observed that the etch rate depends on the mask opening. This 
effect is known as RIE lag and is caused by the depletion of etching ions and 
radicals or inhibiting neutrals during their trench passage [57]. 
Ideally etched depth should increase linearly with the etch time, but in practice 
there is a slowdown as etch time and the aspect ratio increase. Initially ARDE 
and the RIE lag were considered by many to be phenomena specific to 
submicron features [58, 59], but recently they have been encountered also in 
micromechanical applications with pattern dimensions of tens and hundreds of 
microns. 
 
Figure 6. SEM micrograph showing the ARDE effect. Nominal widths of the 
shown features are 1, 2, 5, 10, and 20 µm. 
A typical aspect ratio dependency in deep silicon etching is shown in Figure 6. 
The etch depth of a nominally 1.0 µm wide trench is less than half the depth of a 
20 µm wide trench. The etch profile is also dependent on the width of the trench. 
Narrow trenches have positively tapered sidewalls whereas wide trenches 
typically show re-entrant angles. As the aspect ratio increases, the profile turns 
into positively tapered, resulting in bowing. With high aspect ratios the feature 
closes up at the bottom and the etching stops. In the reactor and processes used 
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in this work, the limit of this aspect ratio was 10:1 for circular holes and about 
25:1 for long trenches [Paper I]. 
ARDE in plasma etching has been attributed to a wide range of physical 
mechanisms. An excellent review of this topic has been published by Gottscho et 
al. [60], which the main mechanisms for aspect ratio dependent etching are 
reviewed: differential charging of insulators, field curvature near conductors, 
image force deflection, ion shadowing with ion angular distribution, 
radical/inhibitor shadowing, molecular flow, bulk diffusion, and surface 
diffusion. Jansen et al. [57] studied RIE lag in high aspect ratio silicon etching 
using SF6/O2 chemistry. They concluded that ion depletion is probably the main 
cause of RIE lag. Coburn and Winters [61] introduced a simple conductance 
model based on Knudsen transport of particles in etched trenches, where the 
molecular flow conductance limits the etching species arriving at the bottom of 
the feature. They derived the following equation for the ratio of the etch rate at 
the bottom of the feature R(A) to the etch rate at the top of the feature R(0): 
R(A)/R(0) = K /( K + S - K ⋅ S ) , (1) 
where S is the reaction probability on the bottom surface and K the molecular 
flow transmission probability for a given tube or trench. A is the aspect ratio: 
depth/diameter for a circular hole or depth/width for a long trench. We have 
shown previously [62] that the simple conductance model can be used to predict 
the etch rate of a Bosch process with good results, when applied to line widths 
typical of MEMS at moderate aspect ratios. 
 30 
 
0
100
200
300
400
500
0 10 20 30 40 50 60 70 80 90 
Etch time (min) 
Et
ch
ed
 d
ep
th
 (m
ic
ro
ns
) 
model (hole) 
model (line) 
 - 128 um line 
 - 32 um line 
 - 16 um line 
 - 30 um hole 
 - 15 um hole 
Measured: 
 
Figure 7. Etch rate modeling results using molecular flow conductance  
for circular holes and long trenches with initial etch rate R(0) of 7.27 µm/min,  
and reaction probability S of 0.27 [62]. 
The modeled scaling of the etch rate is correct. The Knudsen model is consistent 
with our experimental data. The simple flow conductance model [61] describes 
the etch rate qualitatively for a large range of aspect ratios and line widths. 
Simple line-of-sight models, which effectively take only the ion shadowing into 
account, do not model the etch rate correctly. The conductance model does not 
give correct results in situations where mechanisms other than neutral transport 
limit the etch rate [57]. The empirical model by Muller et al. [63] that fits the 
RIE etch rates generally well with a second-order polynomial does not fit the 
Bosch process results properly. Blauw et al. [64] investigated the dry etching of 
deep silicon structures in SF6/O2 plasma at cryogenic temperatures. They studied 
the etching of both vertical and horizontal trenches. The ion bombardment was 
excluded in the horizontal structures. Their results indicated that ARDE is due to 
Knudsen transport of fluorine radicals.  
With the molecular flow conductance model, the effect of the etching process 
and the feature shape and size are decoupled. The only process parameters used 
are the initial etch rate and the etch reaction probability. The etched feature is 
characterized by the transport coefficient only. The instantaneous etch rate is 
easily calculated with formula (1), but unfortunately the calculation of the etch 
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depth is not possible in closed form; however, it is easily calculated with a 
spreadsheet program when tables or formulae for transport coefficients are 
available. For calculation of the transport coefficient of the results in Figure 7, 
analytical formulae of infinite slots and circular tubes [65] were used. For other 
shapes of interest no practical analytical approximations were available. A 
simple Monte Carlo program was written to obtain the transport coefficient for 
rectangular tubes [Paper I]. The transport coefficients as function of aspect ratio 
are plotted in Figure 8. With the obtained coefficients the etch rates of rectangles 
of varying length to width ratio could be modeled. Previously measured etch 
depths [62] are tabulated in Table 3. The modeled and measured etch depths are 
plotted in Figure 9a. Again the model describes the etch rate with surprising 
accuracy when shorter (30 and 60 minute) etch times are used. 
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Figure 8. Transport coefficient for different rectangular tubes, length to width 
ratio as a parameter (o in the legend denotes the circular hole and inf the 
trench of infinite length). 
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Table 3. Measured etch depth of 20 µm wide rectangles obtained with the recipe 
deep.  
Etch time: 30min 60min 90min 120min 
L/W ratio  
1 135 220 283 308 
2 145 243 309 341 
4 154 265 329 370 
8 158 278 339 381 
16 165 278 378 410 
32 163 278 385 417 
 
Calculation of the transport coefficients above does not take etching reaction on 
the sidewalls into account. The undesired lateral silicon and passivation layer 
etching, which cause undercut and bowing, consumes fluorine and lowers the 
portion of the free fluorine from the plasma that reaches the bottom of the etched 
feature. In the Monte Carlo simulation a loss mechanism was implemented to 
take sidewall reactions into account, for a given probability in each sidewall 
collision the particle under calculation was deleted. The etch rates and depths 
were recalculated using new lossy transport coefficients. Best fit to our earlier 
experimental data [62] was obtained with a sidewall reaction probability of 
1.5%. The modeled results compared to measured etch depths are shown in 
Figure 9. Later Volland et al. [66] simulated etch profiles in a two-dimensional 
simulator with a similar approach to neutral transport. In their case the best fit 
was obtained with 2% sidewall reaction probability. The sidewall reactions are 
probably etching reactions of the passivation polymer because the sidewalls are 
covered by the passivation polymer and usually there is negligible silicon 
etching occurring because the sidewalls remain nearly vertical. Ayón et al. [67] 
have  reported the etch selectivity between silicon and the passivation polymer 
as being 25:1 on horizontal surfaces, which is quite close to the ratio of reaction 
probabilities that give the best fit to our data (0.27 : 0.015).  
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Figure 9. Modeled vs. measured results of etching rectangle with varying L/W 
ratio. a) model with no sidewall reactions, b) model with sidewall reaction 
coefficient of 0.015. 
When trying to maximize the aspect ratios, the ion energies should be increased 
and angular distribution should be narrow so that the passivation polymer is 
effectively removed from the trench bottom. However, the increased ion 
bombardment reduces the mask selectivity. Obviously the balancing of 
passivation and etching components is very important [68].  
Sometimes changes in etch process parameters are desired to compensate for 
changes in the aspect ratio of an etchable feature. For such etching, multistep 
recipes or parameter ramping can be used [69, 70]. We have not tried to model 
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the etch rates with parameter ramping because one would need the parameters E0 
and S for each process point. It would be possible to determine the parameters by 
measuring the instantaneous etch rate of a large test pattern by reflectometry 
[71] and then use the data to model the etch rate of different shapes.  
At low aspect ratios (< 2:1) ARDE is not a serious consideration, and may be 
hidden by local pattern density or within-wafer variation, but in micro-
mechanical structures typical thicknesses are 5500 µm and the minimum line 
widths are few microns; i.e. aspect ratios are 5:1 to 20:1 and size-dependent etch 
depths are encountered.  
In the literature there have been claims that RIE lag has been eliminated both 
using traditional RIE [72] and the Bosch process [53]. However, that only seems 
to be the case for single process time, and it is very much dependent on the 
design [72]. Aspect ratio independent etching can be obtained if the depletion of 
fluorine radicals due to Knudsen transport is compensated by a mechanism with 
other kind of aspect ratio dependency. RIE lag or ARDE can be inversed if 
polymer deposition is enhanced by high pressure [73]. Process conditions for 
inverse RIE lag has also been obtained with a simulation approach [66].  
3.4 Loading effects  
Large exposed areas cause slowdown of the etch rate and can adversely affect 
the radial uniformity. Reduction of the etch rate with increasing etchable area is 
called the loading effect, and it is an important source of etch depth non-
uniformity. It is caused by depletion of the etchant species. The effect is 
extremely severe in high etch rate processes where chemical etching is the main 
etch mechanism. The switched process with isotropic etching of silicon by 
fluorine is especially prone to the loading effect. Loading, or pattern density 
effect, can be seen on different scales, from wafer scale to feature size scale, 
depending on the particular reactor configuration/etch chemistry. 
A general model for the effect of loading on etch rate was developed by Mogab 
[74]. 
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where β is the proportionality factor describing the affinity of the material being 
etched (silicon) to active species (fluorine), τ is mean lifetime, G is the 
generation rate of active species in plasma, d is a constant containing constants 
of chemical reactions and materials being etched, Aw is the etchable area, and V 
is the plasma volume.  
It is known that time-domain multiplexed deep silicon etching suffers from 
serious loading effects typical to reactant transport-limited chemical etching. We 
have investigated the magnitude of the loading effect with test structure designs 
at both micro and macro scale [Paper II]. Our test results with a large test pattern 
stepped with varying density over a wafer are shown in Figure 10, together with 
the results of 100 µm wide trenches and the modeled result using equation (2). 
The last data point is from a blank wafer. The blank wafer etch rate is calculated 
from weighting the results before and after etching, the other values are from 
SEM cross-sections. 
 
Figure 10. Modeled inverse etch rate as function of Si load. (The solid line is the 
modeled result, ×-marker 2 mm square and □-marker is for 100 µm wide trench). 
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The model gives very good fitting. At large loads it has to be considered that 
etch rate non-uniformity across the wafer is significant. Another important 
consideration is that the maximum aspect ratio was only 3:1. At such low aspect 
ratio structures ARDE is insignificant and therefore etch rates of 2 mm squares 
and 100 µm lines are almost identical. 
A comparison of the ARDE and the loading effect is shown in Figure 11. For 
long etch times and high aspect ratio the ARDE has a stronger effect on etch 
depth non-uniformity than loading. 
a)
100
150
200
250
300
350
400
450
500
1 10 100 1000
Feature size (um)
E
tc
he
d 
de
pt
h 
(u
m
)
1,15 %
6,91 %
13,82 %
41,46 %
 b)  
0
20
40
60
80
100
1 10 100 1000
Feature size (um)
E
tc
he
d 
de
pt
h 
(u
m
)
1,15 %
6,91 %
13,82 %
41,46 %
 
Figure 11. a) 80 min etch time: feature size effect dominates over loading, b) 10 
min etch time: microloading and feature size effect both affect etched depth. 
Local load is varied from 1.15% to 41.46%. 
A macro scale side-effect of the loading is, because of the reactor geometry, that 
fluorine starvation is more severe at the center of the wafer than at the edges. 
This leads to non-uniformity of the etch rate at high etchable areas, and the 
edges are etched faster than central parts of the wafer. 
At micro scale our test structures gave a null result: in a group of five similar 
trenches all of them were of equal depth. If microloading were noticeable the 
outermost trenches would have been etched deeper. A group of five trenches 
does not from a notable sink for etching gases; a more substantial etchable area 
is needed to induce the loading effect. In order to determine the scale at which 
the loading effect becomes notable we used different sized squares (2 mm, 
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4 mm, 6 mm, and 8 mm side length) stepped on a wafer. The etch depth of a 100 
µm wide trench adjacent to each large square was measured. The etch depth of 
the trench near the 2 mm square was 2% lower than etch rate of an identical 
isolated trench and the etch depth of the trench near 4 mm square was 7% lower 
compared to the isolated trench. In the chip scale test we used different sized 
(2.5 mm, 5.0 mm 10 mm) chips with varying pattern load. The pattern load in 
the smallest chip had no effect on etch rate whereas the larger chips had a 
notable effect. We estimated that the reactant depletion distance for our baseline 
process is therefore somewhere between 3 to 5 mm. 
Similar results have been obtained by Jensen [75] and by Rickard and McNie 
[76]. Jensen has also found that normal microloading behavior can be turned into 
inverse microloading by process conditions: with high fluorine flows it is 
possible to shift the etching to an ion-limited regime where fluorine starvation 
does not cause a loading effect [77]. 
The etch rate reduction in the largest chip with 40% load was about 10%. 
Hedlund et al. [78] studied the loading effect of silicon etching with RIE. They 
concluded that the effect is relatively small (< 10%) compared to other pattern 
dependent effects like ARDE. However, they did speculate that the loading 
effect would be more pronounced for high aspect ratios. Our experience with 
deep silicon etching does not support this. On the contrary, it seems that as the 
etch rate is reduced at high aspect ratios the consumption of fluorine decreases, 
which should reduce the loading effect.  
Another effect of the loading on a small scale is shown in the drawing of Figure 
12. The bottom of the etched feature is concave for narrow features and becomes 
convex for wider trenches. The convex bottom observed [79] is caused by local 
depletion of the etchant species at the center of the large area feature, while 
narrower features exhibit the normal ARDE behavior. 
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Figure 12. Schematic presentation of appearance of the aspect ratio dependent 
etch rate and loading in a very large feature. 
From our results [Paper II] it can be seen that oxide etch rate uniformity is better 
than silicon etch rate uniformity. Oxide etching is not affected by silicon load. 
Therefore the apparent oxide selectivity decreases mainly because of silicon 
ARDE. Because of this, selectivity needs to be defined for specific line widths.  
At macroscopic scale the loading effect is unavoidable but at microscale the 
adverse effects of loading can be alleviated to some extent by clever design. The 
behavior of the loading effect at macroscopic scale is well described by the 
model of Mogab, and in our ICP reactor the etch rate dramatically decreases 
when the etchable silicon area exceeds 20%. 
The silicon etch uniformity is severely affected by loading. The radial etch non-
uniformity causes extra requirements for etch selectivity against the etch stop 
layer. To be able to correctly predict the etch depth of arbitrary features the 
models for pattern dependent etching and the loading effect should be coupled at 
both micro and macro scales. 
3.5 Charging effects 
Feature charging and notching are well-known effects in gate polysilicon and 
conductor metal etching [80, 81]. Incoming ions from the plasma alter the 
electric fields near the wafer surface. When etching a conductive layer on an 
insulating layer, the accumulated charge is discharged until the insulator layer is 
reached. When the positive charge is accumulated on the bottom of the etched 
trench, the incoming ions are deflected by Coulombic repulsion to the lower part 
of the sidewall, where the passivation layer is thinner than in the upper sidewall. 
The increased ion bombardment with weaker passivation deposition results in 
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excessive etching at that point. Moreover, as the notch is not in line of sight from 
the plasma the passivation deposition is reduced, causing positive feedback in 
notching, and the amount of available etchant species is also increased as the 
consumption of etchants is reduced at the oxide interface. A typical appearance 
of the notching is shown in Figure 13.  
The amount of notching is dependent on both charging and the over-etch time. 
There are two ways to avoid notching: either prevent the charge accumulation 
during etching or stop precisely at the time when the insulating layer is reached. 
Both of them are practically impossible. There is probably no way to totally 
eliminate charging in a plasma etching process, which in great part relies on ions 
to etch the passivation layer and ion-assisted silicon etching. It is not likely that 
zero over-etch would be possible because of various etch rate non-uniformities. 
The remaining solutions are reduction of charging during the etching process 
and reduction of the etch rate non-uniformities by design rules. 
notch
+ + +
+ +
 
Figure 13. Schematic presentation of appearance of the notching. 
Measurement of the amount of notching is difficult. Notching is strongly 
affected by the pattern shape, and generally it is impossible to know for how 
long a feature has been over-etched, because both the etch rate and feature 
charging are aspect ratio dependent. The notch develops very quickly in high 
aspect ratio features, so the over-etch time should be minimized. As a simple 
rule of thumb, there is no notching when the spect ratio is less than 1:1. A clear 
example of this is seen in Figure 14. 
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Figure 14. SEM micrograph of notching on 10 µm thick SOI (picture courtesy of 
Antti Lipsanen). 
An alternative way to avoid etching is to use a separate pulsed low frequency 
(LF) generator (380 kHz) for biasing the platen. This method is patented by STS 
plc. [82]. The LF frequency option called "SOI upgrade" allows ions to escape 
more readily from deep trenches when the etching cycle is done. From this the 
over-etch sensitivity decreases, and the notching or footing of silicon 
structures is minimized.  
Typically SOI etching can be done using high frequency bias until the largest 
features are cleared and the insulating layer is exposed; at that point the etching 
is continued with low frequency bias. The starting point for low-frequency 
biasing is determined by time or by end-point detection. A laser interferometric 
technique has been shown suitable for end-point detection when using the Bosch 
process [71]. 
During a semiconductor equipment assessment project Microspect [83], the 
performance of the STS´s high rate etch tool was evaluated in narrow trench 
etching for resonators [84]. Submicron etching resulted in unexpected charging 
on the top portions of the SOI structure layer when the high frequency bias 
source was used. When a LF bias source was used no damage occurred. This is 
shown in Figure 15. The geometrical characteristics of this type of damage were 
not investigated and the origin of this damage remains unclear. The damaged 
structure also shows unexplained signs of crystal orientation dependent etching. 
The charging seems to prevent the passivation layer deposition. The amount of 
fluorine locally available for etching is excessive and the surface reaction rate 
probably becomes the limiting factor. In silicon plasma etching, crystal 
orientation dependence is usually seen in cryogenic etching [64].  
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Again, the notching effect can be useful as shown by Ayón et al. [85] and 
Docker et al. [86]; they have used the notching to dry release beams. 
a)     b)  
Figure 15. Charging damage on top of the SOI structure layer: a) charging 
damage when RF biasing used, b) charging damage eliminated with low 
frequency biasing [83]. 
3.6 Future challenges in deep silicon etching 
Device designers desires for higher etch rates, higher aspect ratios, and 
narrower features place growing challenges on equipment and process 
development. Higher etch rates are needed to increase the throughput of etch 
tools to lower the cost of ownership. Higher aspect ratios are needed in through-
wafer vias, which are essential for three-dimensional integration of 
microsystems. In applications that use electrostatic actuation, narrow gaps in the 
submicron range are desirable to lower the operational voltage to CMOS 
compatible levels.  
These goals are continuously pursued by equipment manufacturers [84, 87]. The 
first brute force approach is to increase the power of the equipment, which 
means that more powerful RF sources in the 35 kW range and higher mass 
flows are used together with improved cooling systems. Process control is 
improved by shorter gas delivery and pumping lines, together with faster mass 
flow controllers and pulsed RF sources. End users do not have much control of 
these changes other than adapting to the situation. The etching non-idealities 
discussed in this thesis confound the results and complicate the device design. 
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The poorly understood non-idealities and new requirements for higher aspect 
ratios and etch rates place both process and equipment designers in a very 
challenging position. The possibility for real-time measurement of etch rates and 
end-point detection techniques could help in alleviating problems caused by 
various non-uniformities and over-etching. 
There are also emerging plasmaless silicon etch technologies for 
micromachining, like neutral beam etching using F atoms [88] and isotropic 
vapor phase etching using XeF2 [89]. These might replace plasma etching in 
some applications where for example charging has to be avoided and where 
isotropic etching is acceptable. 
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4. SOI process development and process 
integration 
During wafer processing both the films and structures have to withstand extreme 
conditions. Patterning of one material may be detrimental to other materials. 
High temperatures used for diffusion of dopants and thermal oxidation of silicon can 
harmfully melt or alter some of the structures or their properties, especially metal 
films on wafer surface. Therefore the fabrication process, even for simple structures, 
has to be designed carefully to avoid all pitfalls, some of them non-evident. This 
chapter describes process steps developed for or utilized in SOI device fabrication. 
A simplified fabrication procedure is depicted below in Figure 16. 
SOI
2.
3.
1.
 
Figure 16. Simple SOI device fabrication procedure: 1) patterned metal 
conductor on SOI, 2) structure layer etching by DRIE, 3) release of structure by 
sacrificial layer etching. 
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4.1 Substrate contacts 
The simple structure of Figure 16 is in many cases not good enough. Some kind 
of electrical contact to the substrate from the top surface is usually needed for 
enabling wafer probing or easier encapsulation without backside contact. This 
helps in reducing the effects of temperature and stray capacitances by grounding 
the substrate. Forming of the contact hole through the BOX requires an access 
hole through the overlaying structure layer, which requires an extra lithography 
and deep silicon etch step. 
Substrate contact is fabricated by etching a narrow trench or small hole through 
the structure layer, followed by wet oxide etch to expose the handle wafer. After 
etching and cleaning, the contact hole is refilled with polysilicon. Undoped 
polysilicon can be used if the thermal budget is large enough for diffusion of the 
dopants from single crystal regions to poly plug. In-situ boron doped polysilicon is 
convenient for very low resistance contacts, but the final etch-back of heavily 
doped polysilicon film with RIE is not as easy as etching of undoped polysilicon. 
This kind of contact, while not too elegant, provides a sufficiently low contact 
resistance (in the range tens of Ohms) for the majority of MEMS applications.  
4.2 Metallization and conductors  
The major problem with SOI or surface micromachining is the fact that standard 
aluminum films that are typically used for conductors and bond pads are not 
inert to hydrofluoric acid (HF) containing silicon dioxide etchants. Silicon 
dioxide is the most popular material for sacrificial layers and it is usually etched 
with either buffered HF or concentrated HF. Though HF is not a particularly 
strong acid, it is in many ways inconvenient, mainly for safety reasons. HF does 
not directly etch metals very aggressively, but it will attack the native oxide at 
the interface of metallic conductor films and silicon, which can cause 
delamination of the metal films. Aluminum is rather tolerant to HF itself, but the 
water-diluted HF etches aluminum. The property that pure or 70% HF does not 
etch aluminum is utilized and reported elsewhere [90, 91, 92]. One could use 
noble metals like gold instead of aluminum if contamination by noble metals 
were not an issue in the fabrication line. In the standard CMOS line, the use of 
gold is not an acceptable solution. 
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Our approach has been to protect the aluminum film by a thin (100 nm) 
molybdenum film sputtered over the aluminum without breaking the vacuum. 
That scheme proved to be successful. Molybdenum is tolerant against HF [93] 
and etching the metal stack is straightforward, as the molybdenum is readily 
etched in the same chlorine based plasmas as aluminum and in wet aluminum 
etchants. 
The protective molybdenum layer can be left on bond pads and it is a possible 
wire bond through the molybdenum layer. However, in some cases it is essential 
to remove the molybdenum film. Because the molybdenum layer is not capable 
of protecting aluminum from horizontal etching, there remains an overhanging 
molybdenum film on the edges of aluminum patterns after etching, which can 
cause particulate problems in some devices. The molybdenum can be removed 
with a standard aluminum wet etchant. However, there is no selectivity between 
etching molybdenum and aluminum with phosphoric acid-based wet aluminum 
etch. The etching should be timed, which leads process control problems. The 
best solution so far has been to use aqueous ozone to remove the molybdenum 
film. Aqueous ozone is a new method for resist removal. The resist can be 
stripped at a rate of about 100 nm/min with ozone concentration in the range of 
100 ppm. It also etches molybdenum with an etch rate of about 7 nm/min at a 
temperature of 5°C, which is acceptable for this purpose because the rinsing 
cycles take about the same time. The molybdenum etch rate is dependent on 
etchable pattern size; large patterns are etched more slowly than narrow ones. 
Aluminum oxidation by ozone is negligible at this temperature [94, 95]. The 
aqueous ozone step also works as an effective rinsing step. Molybdenum 
removal is done after HF etching and before the release drying process. The 
resulting metal bonding pads are shown in Figure 17, which compares the 
overhanging molybdenum and the pads after molybdenum etching. The 
molybdenum layer protects the pads effectively and aqueous ozone has proved 
to be a suitable method for removing the molybdenum layer.  
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a)   b)  
Figure 17. Bonding pads after release etching: a) without molybdenum etching, 
b) molybdenum etched with aqueous ozone. 
A minor problem in plasma etching of aluminum against silicon is unwanted 
silicon etching: a thin layer of silicon is etched during the over-etch phase by 
chlorine used to etch aluminum or CF4 used in TiW etching. Usually in IC 
fabrication metal etching is done against oxide, not silicon, and this problem 
does not exist. The loss of silicon layer thickness is not significant, but the 
smoothness of the silicon surface is compromised.  
4.3 Structure layer patterning 
The structure layer thickness used in this work is usually less than 20 microns. 
The structure layer is easily etched with a photoresist mask; no oxide or metal 
hard masking is required for typical structure layer thickness. In practice, the 
undercut typical of the Bosch process can be controlled better without a hard 
mask, because oxide mask etching may cause worse undercut than etching 
silicon with a resist mask only. The typical etch rate of structure layers of 
thickness 1020 microns is 12 µm/min depending on other requirements on the 
etching profile. The smoother the sidewall the lower the etch rate is.  
If submicron trenches and large features are required at the same time, extra care 
is needed to avoid notching and grass formation. Grass, or black silicon, is 
caused by micromasking when the equilibrium of passivation and etching in 
highly anisotropic etching is lost. In that case sharp spikes are formed on the 
100 µm 
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bottom of the etched trench. The thus roughened surface absorbs the incoming 
light effectively and the surface looks black. 
When etching narrow trenches, the most difficult task is to limit horizontal etching 
at the mask opening to reduce the undercut. Use of photoresist as a mask is 
preferred over oxide mask because the high sidewalls of resist patterns, compared 
to a typical thin oxide mask, can effectively restrict the angular distribution of 
incoming ion flux, which helps reduce the mask undercut, and it is easier to use 
resist only, as there is then no need for mask oxide deposition and etching.  
Because the requirements change in the course of etching, a multistep etch is 
used. As a first step a continuous mode, non-cycled RIE, is used to etch the 
upper part of the trench with minimal undercut. In the start step a C4F8 flow of 
about 30% of total gas flow is added to SF6 to help in passivation of the 
sidewalls. Figure 18a shows the scallops and undercut of the switched process. 
In Figure 18b the undercut is almost eliminated by using continuous etching.  
In the main part of etch parameter ramping [70], gradual changing of etch 
parameters is used. Typical parameters that are ramped are gas flows, which are 
reduced to achieve lower pressure, and platen power, which is increased to 
improve ion penetration into the etched trench of higher aspect ratio. 
The last step of the etching process is done with LF bias to reduce notching at 
the oxide interface. Optimally, LF bias should be used only during the over-etch 
period. Without an end-point detection system, monitor wafers and process 
timing is used. Aspect ratios of 25:1 have been obtained for trenches of 0.5 µm 
nominal line widths as shown in Figure 19a. 
Obtaining submicron trenches with very high aspect ratios (>20:1) reproducibly 
is difficult; other methods of fabrication narrow gaps have been attempted. One 
such method is to etch a wider trench of known width, then deposit a thin 
conformal polysilicon liner layer and etch the polysilicon from horizontal 
surfaces including the trench bottom. The resulting trench is then narrowed by 
the polysilicon layer liner inside the original trench. The result of such a process 
is shown in Figure 19b. The polysilicon etchback has opened the trench bottom 
as desired, but there is unwanted widening at the top because of ARDE and 
over-etching. We have not been able to utilize this procedure in practice because 
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of etching difficulties in plasma etching polysilicon sidewalls; though the trench 
bottoms are nicely etched, in some parts of the device all of the polysilicon 
should be etched, and our etch tools were not capable of performing single 
crystal structure layer etching and polysilicon sidewall etching simultaneously. 
a)  b)   
Figure 18. 0.5 µm trench etching: a) upper part of trench with switched process, 
large undercut with about 200 nm oxide mask; b) result with continuous mode 
start step, photoresist on top of oxide mask, no undercut. 
a)    b)   
Figure 19. a) 25:1 aspect ratios are obtained for a 0.5 µm trench with a three 
step process, b) gap narrowing by conformal polysilicon liner: result after liner 
bottom etching. 
4.4 Sacrificial layer etching 
The buried thermal oxide of the SOI structure is rapidly etched with 
concentrated HF. The bulk etch rate of thermal oxide in 49% HF is 1763 nm/min 
0.5 µm 
0.5 µm 
 49 
according to Kim et al. [93]. The etch rate of the buried oxide layer is different 
from the etch rate of bulk oxide. It varies from lot to lot but is independent of the 
geometry as shown in Figure 20. The apparent etch rate variation with structure 
layer thickness in Figure 20 is caused by variation between wafer manufacturing 
lots. True aspect ratio dependency would be visible in each curve of the figure if 
there were such a variation.  
 
Figure 20. Average etch rate of buried oxide as a function of etch access hole 
diameter; the etched samples have different structure layer thickness. 
The etch rate and its variation are governed by the etch rate of the bonded interface 
[96]. The stronger the bond the lower the etch rate is. Figure 21 depicts the 
dependence of etch rate of the SOI structure layer on bond strength. An etch time 
of 10 minutes and oxide thickness of 1 µm was used in all samples. The samples 
were bonded with varying activation and annealing procedures. Etch distance was 
taken from a SEM micrograph and surface energy was obtained with a crack 
opening method [16]. The data points are scattered but the trend is clear. When the 
bond strength is high, the etch rate approaches the etch rate of bulk oxide. A high 
bond strength interface is desirable for getting reproducible etching results, though 
there is a temptation to use structures with higher etch rate to reduce the HF etch 
time. The examples of buried oxide etch profiles are shown in Figure 22; the angle 
of the oxide edge is related to bond strength and oxide etch rate. 
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Figure 21. Bond strength vs. etch length, picture by T. Suni. 
a)   b)  
Figure 22. SOI buried oxide etch profiles: a) very good bond strength with 
nearly vertical oxide edge, b) typical etch profile with tilted oxide edge.  
The etch length in most of the devices in this work is designed to be five 
micrometers. The approximated time needed to etch 5 microns of thermal oxide 
is 4 minutes. Structures narrower than 10 micrometers are then released, because 
releasing of larger structure arrays of etch access hole is used to cover the area to 
be released. An array with 10 micron maximum spacing between etch holes is 
used; if the number of etch holes is an issue, a trigonal array which minimizes 
the number of holes is used instead. 
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4.5 Stiction and release drying 
The term stiction refers to unintended sticking of moving structures. The devices 
are prone to stiction during drying after sacrificial layer etching. The wafer 
cannot be air dried because the surface tension of the liquid will pull the MEMS 
air bridges down [97]. Therefore a critical point drying system is used to release 
the MEMS air bridges [98]. The de-ionized water is replaced by isopropanol 
prior to the drying process, then the isopropanol is displaced by liquid CO2 as 
part of the drying process. The chamber is then heated past the CO2 supercritical 
point, and the pressure released. The supercritical CO2 has no surface tension, 
and as a result the structures are not pulled down during the transition from 
supercritical fluid to the gas phase. Thus the liquid-to-gas transition interface 
that creates the meniscus problem is completely avoided. 
Other promising process techniques have been developed for reducing or 
eliminating stiction [99]. A related technique to avoid the formation of a 
meniscus is the freeze-sublimation technique in which the release etchant is 
displaced by water and then by an organic solvent like tert-butanol with a high 
freezing temperature. The wafer with solvent is cooled until the solvent is 
frozen. The pressure is then dropped to vacuum levels, and the frozen solvent 
sublimes. In our experience the supercritical drying is superior to the 
sublimation technique. It produces cleaner devices with better reproducibility. In 
a new release method, flash release [100], the liquid is rapidly heated and 
vaporized. That method is not suitable for membrane type devices. 
Other ways to avoid stiction include hydrophobic surface coatings [4] and dry 
etching with HF vapor, possibly together with methanol [101]. Matsumoto et al. 
[92] modified the sacrificial layer etching so that surfaces were anodized during 
the process. The increased roughness reduced the contact surface area and the 
risk of stiction. 
The techniques described above avoid stiction during drying, but stiction can 
still be a problem during the operation of actuated MEMS. If shock, electrostatic 
discharge, or some other stimulus causes individual MEMS components to touch 
either each other or the substrate, they may become stuck. In these cases, surface 
treatments are needed to change the energy state of the surfaces.  
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After etching and drying the release result is inspected with an infrared 
microscope. The etch fronts are clearly seen with a near-IR camera [Paper III]. If 
the etch time used is not optimal, then the etch time of the next wafer can be 
adjusted accordingly. A detail of an etched structure is shown in Figure 23. The 
optical focus is on the level of the bottom surface of the structure layer, which 
reveals the etch front clearly and in some cases the notching also. By changing 
the focus it is in some cases possible to detect the difference in the etch front 
propagation between the bonded and the thermally oxidized interfaces. 
 
Figure 23. Example of notching seen with an IR microscope. 
Besides the etch length, other details are revealed with an IR microscope. A 
comparison between successful and defective release etch results is shown in 
Figure 24. If the etching does not start at all, the reason may be insufficient 
cleaning after trench etching. The polymeric passivation layer residues can 
inhibit the wetting of narrow trenches. Also in very narrow trenches the etch 
time may not be long enough to clear the bottom of the trench or the etch depth 
may not even reach the BOX layer, which can explain the small decrease of the 
oxide etch rate through the smallest etch holes in Figure 20. 
A high-resolution alternative to a simple IR microscope setup is a scanning IR 
microscope (SIRM). The SIRM offers better resolution compared to a video 
camera. An example of a SIRM measurement result is shown in Figure 25, with 
a scanning laser wavelength of 980 nm.  
Notching
HF etch front
Drawn shapeAnchor
Anchor
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a)     b)  
Figure 24. IR photographs of released clamped-clamped beam resonators: a) 
successfully released beam and electrodes, b) a result of failed release etch. 
etch front
not stuck
stuck area
 
Figure 25. Details of acoustic emission sensor suffering from stiction visualized 
by SIRM. The HF etch front, stuck and non-stuck areas are revealed. Even the 
notching around etch access holes is seen. (Picture courtesy of Petteri Kilpinen 
and Eero Haimi, Helsinki University of Technology, Laboratory of Metallurgy).  
~25 µm 
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4.6 Dicing 
Dicing of MEMS devices is a major problem without a satisfactory solution. The 
solutions used in this work can be applied only to prototyping, where the unit 
assembly cost is not an issue.  
Two methods for separating chips have been used. The first method is to saw the 
wafer half way before sacrificial etching and then cleaving of the wafer. This 
method is not suitable if small gaps are required, because silicon dust is 
generated during dicing. Moreover, this is not a particularly clean method and its 
use in a clean room environment is restricted. 
The second method is to plasma-etch dicing trenches about halfway from the 
backside and then cleave the chips after sacrificial etching and drying. This 
method is better suited to a clean room environment. Additionally the chip shape 
is not restricted to orthogonal shapes or by crystal orientation, and it may be 
possible to dice the wafer totally before sacrificial etching if a suitable holder or 
dicing tape is applicable for sacrificial etching and drying steps. 
4.7 Plug-up process 
In view of the limitations in HF etching of metallized structures, another way to 
perform sacrificial layer etching was sought. However, simple reversal of the 
processing order to perform the etching before metallization is not viable, 
because it is not possible to perform the subsequent lithography over high aspect 
ratio structures. Thus, a way to temporarily planarize the surface after sacrificial 
layer etching was contemplated. The puzzle was solved by invention of the 
following sequence called Plug-Up. The process is described in Paper V and 
elsewhere [102]. The Plug-up sequence is schematically presented in Figure 26.  
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Figure 26. Plug-up sequence: a) formation of the etch hole array, b) deposition 
of the semi-permeable polysilicon film, c) sacrificial layer etching, d) sealing of 
the cavity by polysilicon deposition, e) etch-back and conductor patterning, f) 
optional dry release of moving structures. 
The starting material is bonded SOI with a 520 µm thick structure layer and 1
2 µm thick buried oxide. After defining the air gap area, its interior is patterned 
with an array of 12 µm wide circular or square-shaped dots. These are 
replicated into the device layer of SOI by deep silicon etching using ICP. 
Optionally a HF dip, which attacks the buried oxide slightly, forms small holes 
for anti-stiction bumps, as seen in Figure 26a. A thin layer of polysilicon is then 
deposited using the LPCVD technique by controlling the deposition parameters 
in such a way that the film contains a controlled density of nanometer-scale 
pinholes [103] as seen in Figure 26b. The areal density of the pinholes must 
exceed 1/µm2 in the used geometry; at least one pinhole is needed inside each 
etch access hole. Immersion of the wafer in HF results in local removal of the 
buried oxide around the etched holes (Figure 26c). After careful rinsing and 
drying, pinhole-free polysilicon is deposited over the wafer to completely plug 
up the holes (Figure 26d). The pressure inside the cavity remains in the 100 Pa 
range similar to the deposition process pressure. After etch-back (Figure 26e), 
the cavity wafer is rigid, identical to standard SOI wafers from the fabrication 
point of view, and a wide variety of processing steps can be performed on it 
 56 
without difficulty, including any standard metallization. Some device types like 
pressure sensors or ultrasonic transducers do not require further processing after 
this, while other applications may still call for relief of laterally moving 
resonators, comb electrodes or other features. Such a release step can now be 
made with high-yield dry processing, as shown in Figure 26f. 
The Plug-up sequence makes use of liquid-permeable polysilicon to form a 
cavity. Vacuum shells have earlier been studied for making a wafer level 
vacuum environment for improving the resonator Q value or for protecting 
micromechanical devices from the environment [104]. The sacrificial layer is 
usually removed via lithographically patterned etch holes [105] or via permeable 
polysilicon [106]. The permeable polysilicon is a thin layer of LPCVD 
polysilicon, which contains pinholes with a diameter of the order of ten 
nanometers formed spontaneously during deposition. If a thicker layer of same 
material is deposited the pinholes are closed and a continuous film is obtained. 
One of the first applications of permeable silicon was the fabrication of a hollow 
beam resonator [107]; it was found that deposited oxide sandwiched between 
silicon layers was etched by HF during sacrificial layer etching. The process 
window for depositing permeable film is rather narrow. The film properties can 
be tuned by silane flow, deposition temperature and pressure. The properties and 
processing of permeable polysilicon is reviewed by Dougherty et al. [108, 109]. 
The permeable polysilicon can be applied to sealing of capacitive surface 
micromachined ultrasonics transducers [103]. 
Before closing the cavity it is important to be able to inspect the etching results 
and to be able to control the properties of the polysilicon film. IR microscopy 
suits this purpose, but the image is not as clear as with finished cavities, because 
the polysilicon closing layer scatters the light. IC-compatibility must be 
preserved throughout the release and drying process. We have chosen to use 
supercritical CO2 for drying the cavities because of its cleanliness, although the 
cavities can probably be dried with other methods also. IR microscope images of 
fabricated cavities are shown in Figure 27; from the resulting interference 
patterns it is very easy to detect whether the cavity closing was successful. The 
vacuum of the device in 27b was intentionally broken by a dry-etched vent hole. 
A slightly similar closing process to plug-up was proposed by Benitez et al. 
[110]. In their approach a sputtered aluminum film was used to close the 
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structures; no polysilicon layer was needed, because aluminum sputtering is a 
non-conformal process and aluminum does not enter the cavity. Also in their 
approach the order of sacrificial etching and metallization was reversed. 
Armbruster et al. [111] presented a method based on electrochemical etching 
and recrystallization for forming similar-sized cavities on bulk silicon. Such 
cavities, or the cover of the cavity, can be used as a spring in a pressure sensor, 
with deflection measured by a piezoresistor formed on silicon. 
a)  b)  
Figure 27. IR photographs of finished cavity structures: left) closed cavity, right) 
vented cavity. 
The polysilicon plugs constitute only a minor portion of the structural material 
and the mechanical properties of the devices are determined mainly by the single 
crystal structure layer, which typically has very low internal stress. The size of 
the cavity is limited by the deflection caused by ambient pressure. The 
maximum deflection of the structure should be limited to the thickness of the 
buried oxide to avoid the structure touching the substrate. The thickness of the 
structure layer defines the maximum size of the cavity that does not touch the 
bottom at a given pressure. The deflection at the center of a circular plate is 
given by the following equation [112]: 
3
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rP νδ −= , (3) 
where P is the applied pressure, r is the radius of the cavity, ν is the Poisson 
ratio, E is Youngs modulus for the plate material, and t is the plate (structure 
layer) thickness. Because the sensitivity is proportional to the fourth power of 
the membrane radius and to the third power of layer thickness, the device 
100 µm 
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dimensions should be well controlled. The obtainable maximum diameter of the 
vacuum cavity for a given buried oxide thickness is plotted in Figure 28. 
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Figure 28. Maximum diameter of the vacuum cavity as a function of structure 
layer thickness (with 100-silicon Young's modulus of 130 GPa). 
Notching is avoided when releasing the structure above the cavity, because there is 
no insulating layer that could be charged. The result is shown in the left part of 
Figure 29. There is no notching at the foot of the structure layer; the etching has 
been continued directly past the cavity. Polysilicon anti-stiction bumps can easily 
be formed on the bottom of the structure layer by slight over-etching into BOX 
while forming the perforation on the structure layer, as shown in Figure 29b.  
a)  b)  
Figure 29. Some extra benefits of the plug-up process: a) elimination of notching 
in structure layer release etching, b) anti-stiction dimples are easily formed on 
the bottom surface of the released structures. 
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5. Device fabrication results 
Three devices are presented in this chapter. Many other SOI devices have also 
been fabricated at VTT using the fabrication processes described in this thesis. 
These include various references for precision measurements. The chosen 
devices give an extensive view of the performance of the developed fabrication 
processes. Full device details or theoretical treatment of the device operation are 
not presented.  
5.1 Acoustic emission sensor  
We have fabricated prototypes of a micromechanical acoustic emission sensor 
(AES) [113]. Structural vibrations at frequencies over 40 kHz are called acoustic 
emission. Such vibrations can be generated e.g. by turbulent leak flow or by 
crack propagation in a damaged structure. Monitoring of acoustic emission of 
machinery and structures is an important tool for maintenance and online 
diagnostics. Micromechanical silicon sensors can offer advantages over the 
traditional piezoelectric sensor in miniaturization, integration with electronics 
and packaging. Our AE sensor is kind of a capacitive accelerometer. The piston-
like movement of the proof mass is detected as a change in the sensor 
capacitance. Avoiding stiction in this kind of sensor is challenging due to the 
softness of the beams and relatively large released area of the design. The chip 
contains different sensors with resonance frequencies equally distributed over 
the desired frequency band of 100500 kHz. The released upper electrodes of all 
sensors have a diameter of 360 µm and are supported by three radial beams 
located symmetrically at 120° angles, as illustrated in Figure 30. These beams 
act as vertical springs. The resonance frequencies of the sensors are adjusted by 
chancing spring lengths. Because the etch holes in the springs and plate have a 
strong effect on the spring constant, FEM calculations were used for the final 
design. We found that drying with supercritical CO2 is necessary for obtaining 
working samples, especially devices at the lower end of the frequency band. The 
Q value of the mechanical resonance is limited by viscous damping in the air 
gap and in the perforation holes. Q values of 60 were achieved with devices in 
which the etch access holes formed a triangular lattice with 18 µm nearest-
neighbor spacing. The diameters of the perforation holes were 4 µm in the 
springs and 12 µm in the plates. Avoidance of notching during the etch access 
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hole etching is important for keeping the sensor capacitance at the desired level. 
Excessive notching can reduce the capacitor surface and increase the dielectric 
gap between the moving structure and the substrate. The timing of etching is 
critical when multiple hole diameters are etched simultaneously. 
 
Figure 30. A piston mode resonator used as an acoustic emission sensor. 
5.2 Micromechanical resonators 
Silicon resonators have received a lot of attention as an important emerging 
application of MEMS. The resonators have been studied for constructing filters 
[114] and oscillators [115]. Our work with resonators focuses on studying the 
possibilities of replacing bulky quartz crystal oscillators with a miniaturized 
oscillator constructed of single crystal silicon. Though this miniaturization 
sounds simple, it is difficult to achieve a resonator with a high enough signal-to-
noise ratio with a small vibrating mass [116]. Our first published design was the 
bridge resonator shown in Figure 31 [117]. The operation was based on 
electrostatic force bending the clamped-clamped beam. The spring coefficient 
and the resonator mass in this design are relatively low and the amount of 
mechanical energy that can be stored in the resonance is too low for achieving 
the high signal-to-noise ratio required for reference oscillators. An improvement 
to this situation is to use a different resonator configuration. By using a length 
extensional resonator or bulk acoustic wave (BAW) mode resonator [118], 
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where the silicon beam is stretched instead of being bent, it is possible to 
increase the amount of stored mechanical energy and thus to improve the signal-
to-noise ratio. A picture of such a resonator is shown in Figure 32a. The amount 
of energy stored and the drive capacitance of such a resonator are still not large 
enough. Further improvement can be achieved by extending the movement in 
two dimensions, which can be thought as a parallelization of resonators. The 
resulting square extensional (SE) resonator [Paper IV] is depicted in Figure 32b. 
The figures representing the typical performance in this frequency range for 
these three types of resonators is tabulated in Table 4.  
 
Figure 31. Clamped-clamped beam (bridge) resonator [117]. 
a)   b)  
Figure 32. Silicon resonators: a) length extensional resonator [118], b) square 
extensional resonator [Paper IV]. 
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The large size of the square extensional resonator makes it the strongest 
alternative for use in reference oscillators. The square extensional resonator 
exhibits much lower input impedance and higher energy storage compared with 
the bridge or one-dimensional length extensional resonator. The operation 
frequency of a length extensional resonator is defined by the length of the device 
and material properties according to the following equation: 
LEfr 4// ρ≈ , (4) 
where E is Young's modulus, ρ is the density of the resonator material and L is 
the length of the resonating arm. The dc bias and the drive signal excite a sound 
wave in the structure; at the resonance frequency a standing wave is formed in 
the structure and because the supporting points are loosely coupled, or located at 
the nodal positions, the mechanical losses are very low.  
In MEMS devices the electric signals are converted into mechanical motion and 
vice versa by an electrostatic transducer. A key process challenge in fabrication 
of electrostatically driven devices is miniaturization of the drive gap. The 
importance of drive gap minimization [118, 119] can be seen in the following 
equation of resonator motional current in a linear case 
2 2 2
0
, 2
  ac DC ac
m R
u U u Ci Q Q
k kd
η ω ω
= ≈
 (5) 
where Q is the mechanical quality factor of the resonator, η the 
electromechanical coupling factor, k the spring constant, ûac, the ac drive 
voltage, UDC the bias voltage, and ω the angular frequency. 
The drive gap width d has a very strong effect on the motional current, because 
its square is in the denominator of the above equation and it is also hidden in the 
work capacitance C0. Reduction of the drive gap increases the motional current 
and allows one to use lower bias voltage to achieve similar resonator 
performance. The gap reduction helps in achieving a suitable impedance level 
for noise matching of the transducer and readout electronics.  
,
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Table 4. Performance comparison of different resonator types. 
 Flexural [117] BAW [118] SE-BAW 
[Paper IV] 
Size (width, length, height µm) 4, 44, 10 10, 320, 10 320, 320, 10 
Q value 1500 180 000 130 000 
Gap 
Coupling capacitance 
- 
4 fF 
1.02 µm 
0.69 fF 
0.75 µm 
140 fF 
Motional capacitance 8 aF 0.05 aF 20.8 aF 
Motional resistance 1 MΩ 1.49 MΩ 4.47 kΩ 
Mass 1.62 ng 16.8 ng 2.39 µg 
Maximum stored energy at 
nonlinear limit, data from ref. 
[119] 
0.026 nJ, 
(length = 52 µm) 
2.6 nJ 180 nJ 
Noise floor -105 dBc -115 dBc -138 dBc 
During a semiconductor equipment assessment project, Microspect, the 
performance of a new etch tool was evaluated in narrow trench etching for 
resonator fabrication [83]. It became very clear that notch reduction is essential 
for obtaining high quality resonators. If notching was not reduced with LF bias 
there was severe notching and a coinciding decrease of the resonator Q value. In 
samples where notch reduction was used, the Q value remained high. The fitted 
parameter for narrow trench width (the electrostatic drive gap) was lower for the 
case without notching, though according the SEM images the physical trench 
width was lower in devices fabricated without LF bias. The results of notch 
elimination are summarised in Table 5. 
Table 5. Effect of notching on the Q value of 20 µm thick resonators. 
 No LF With LF 
Q value 40 000 150 000 
Gap 2.0  1.15 
Notching Yes No, 30% over etch 
Promising results with new resonator designs and fabrication have already been 
achieved but two critical questions still remain to be solved: How to achieve the 
long-term stability and temperature stability required for reference oscillators is 
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still an open question [120]. Vacuum encapsulation and temperature 
compensation are probably both needed. For economic reasons, vacuum 
encapsulation should be a wafer-level solution. For temperature compensation a 
monolithically integrated solution with in-situ temperature measurement sounds 
tempting, but there are still a lot of economic and technical issues to be solved 
before commercialization of silicon microfabricated reference oscillators. 
5.3 SOI ultrasonic transducers 
Ultrasonic transducers were fabricated with the plug-up process. The starting material 
was SOI with an 8 µm thick structure layer. The test samples were hexagonal cavities 
with a roughly 300 µm diameter formed of trigonal arrays of etch holes (Figure 33).  
 
Figure 33. Photograph of a hexagonal micromechanical cavity resonator.  
The etch hole diameter and their spacing were used as design variables. The 
typical etch hole diameter was 1.0 micrometers and the separations varied from 
10 to 70 micrometers. All design parameters do not yield functional devices 
within a single wafer, as the etch length of the sacrificial etch is an important 
factor in determining the device operation. The cavity structures were 
electrically isolated from the structure layer by trench isolation. Instead of a 
single trench a double trench was used. The double trench configuration enables 
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guarding of sensor capacitance during the measurements. The trenches were 
refilled by deposited oxide to improve the isolation and allow the metal 
conductors to cross over the trenches. 
The frequency response of a hexagonal resonator with the bias voltage as a 
parameter is shown in Figure 34. The resonance frequency is given by the 
following equation: 
2
20
00
211
dk
UC
k
k
m
DCw
m
e −=−= ωωω , (6) 
where ke and km are the electrical and mechanical spring constants, respectively, 
ω0 is the nonbiased angular frequency at resonance, CW is the working 
capacitance of the electrostatic transducer, UDC is the applied static bias voltage 
and d is the electrostatic drive gap. Besides the expected frequency shift by 
spring softening induced by the bias voltage, the measured signal level is also 
increased as the capacitance of the structure increases when the static voltage is 
increased, as shown in Figure 34. 
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Figure 34. Spring softening effect. 
The temperature sensitivity of the resonance frequency of the silicon membrane 
is governed by the temperature sensitivity of Young's modulus of silicon. The 
approximate Q value of such a resonator is in the range of hundreds when 
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operated at atmospheric pressure [121]. In a vacuum the Q value is in the range 
of one thousand. The mechanical losses are due to energy leakage at the edge of 
the device, where the membrane is connected to the surroundings. 
The mechanical movement of the film can be measured and visualized by 
optically using a scanning Michelson interferometer [122]. Such a measurement 
was performed at the Material Physics Laboratory of Helsinki University of 
Technology. The measured relative amplitude of the motion in the z-direction at 
two different resonance frequencies is shown in Figure 35. (The measurement 
results of Figures 34 and 35 are not from the same device). The vibration 
patterns are symmetric at lower resonance modes; the higher modes show 
interesting modal shapes because of the hexagonal structure [123].  
a) 
1.182MHz
b) 
4.3MHz
 
c) 
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Figure 35. Basic radially symmetric resonance modes a) the first mode b) a 
higher mode c) relative movement of the film driven in the basic mode (picture 
courtesy of J. Knuuttila and O. Holmgren).  
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The resonator geometry has an effect on the resonance frequency; even small 
changes in the polysilicon plug diameter have a measurable effect [121]. The 
bigger the plugs, the softer the structure; the reduction in plug separation alters 
the resonance frequency in a similar way. The resonance frequency is very 
sensitive to small changes in device geometry, as shown in Figure 36. 
0
20
40
60
80
100
120
0.95 1 1.05 1.1 1.15 1.2 1.25
Frequency (MHz)
Im
pe
da
nc
e 
(k
Ω
)
1.0 , 10 0.9, 10 0.8, 10
1.0 , 20 0.9, 20
plug diam.& distance, µm
 
Figure 36. Effect of plug size and spacing on the resonance frequency of the 
cavity resonator [121]. 
5.4 Monolithic integration of SOI MEMS and ICs   
As the plug-up process is IC compatible and the silicon surface after fabrication of 
the micromechanical parts is smooth single crystal silicon, it offers a possibility for 
modular monolithic integration of MEMS and circuitry [Paper VI]. The level of 
metallic impurities caused by the cavity-forming process remained at an acceptable 
level, verified by total reflection X-ray fluorescence (TXRF) measurement of test 
samples after deep silicon etching and super-critical carbon dioxide drying. Besides 
the plug-up cavities for micro-electromechanical devices, substrate contacts and 
isolation trenches are needed. Polysilicon plugs are used for substrate contacts. The 
DRIE etched isolation trenches are refilled with nitride and oxide after cavity 
formation, before integrated circuit processing. The added MEMS elements are 
depicted in Figure 37. During the micromechanical processing a stack of selected 
thin films protects the area designated for CMOS. The protection layer is needed 
during the polysilicon etch-back step only. The processing order of the main 
modules and their intended effects are tabulated in Table 6. 
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The integrated circuit process selected for this demonstration is nominally a 1.0 µm 
gate length bipolar enhanced CMOS. The BeCMOS process is optimized for analog 
and mixed-signal circuits. It uses a p-type substrate with a triple well. Besides the 
standard n- and p-wells the process has a deep n-well with a shallow p-well inside it. 
This structure is used for isolating analog NMOS transistors and vertical pnp 
transistors. An extra well was added to the MEMS region to enhance the 
conductivity of the structure layer. The higher doping level is needed to reduce the 
temperature and voltage sensitivity of the anchor area of MEMS devices. Tailoring 
of the structure layer doping profile by blanket implantation before wafer bonding 
was also used as an alternative to make the top electrode of the MEMS capacitor 
more conductive. The tailoring implant was the only step performed in SOI wafer 
fabrication that is not standard in BESOI wafer production. 
BOXHandle wafer
a b c
 
Figure 37. MEMS parts a) poly filled substrate contact, b) oxide/nitride filled 
isolation trench, c) vacuum cavity. 
Table 6. Process modules and their main effects. 
Module MEMS Integrated circuit 
Plug-up  Cavity formation Silicon surface under protection layers 
Substrate contact Bottom electrode contact - 
Isolation trench Trench etch and insulator 
refill 
Optional isolation trench formation 
IC front end Covered by field oxide Active devices 
Capacitors and 
thin film resistors 
Covered by field oxide Passive devices 
Back end Exposure of 
micromechanical silicon 
Metallization and inter-level dielectrics 
deposition, passivation opening 
Dry release Optional release of 
horizontally moving 
structures 
- 
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The bipolar transistors are processed before the CMOS gate process. Both npn 
and pnp transistors have a conventional triple-diffused structure with implanted 
emitters. The CMOS portion of the process uses a self-aligned molybdenum gate 
with 20 nm gate oxide. Molybdenum gate metal is also used as a bottom 
electrode for metal-insulator-metal capacitors. Stacked floating gate MOS 
transistors with capacitively connected control electrodes are used as EEPROM 
memory cells. The key parameters of the circuit elements are listed in Table 7. 
Most of the circuit elements are modular and can be omitted from the fabrication 
process if so desired. The high voltage NMOS is an important option if 
electrostatic drive of capacitive elements is required. 
Table 7. List of processed circuit elements of the modular BeCMOS. 
Element Key parameters 
NMOS VTH = +0.60 V, molybdenum gate 
PMOS VTH = -0.65 V, molybdenum gate 
Vertical npn HFE ~ 100 
Vertical pnp HFE ~ 30, with deep n-well isolation 
EEPROM memory cells Floating NMOS/PMOS and capacitor 
High voltage NMOS Breakdown voltage 40 Volts [124] 
Thin film capacitor Metal-insulator-metal, 2 nF/mm2 
Thin film resistor 10  kΩ/sqr, TCR < 100 ppm/°C 
 
Modular integration using the plug-up process was demonstrated in practice. The 
processed NMOS, PMOS, npn, and pnp operate similarly to reference devices 
on plain silicon wafers. The leakage currents remained practically unaltered 
below the breakdown voltage, so the MEMS process has no adverse effect on 
the IC process. The membranes within the MEMS regions are deflected 
downwards by ambient pressure, as was verified by profilometry and near 
infrared microscopy. They also resonate at the expected frequency and with the 
expected mechanical quality factor, which proves the ability to release structures 
to withstand the CMOS cycle. Photographs of two processed microsystems are 
shown in Figure 38. 
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a)      b)  
Figure 38. Photographs of monolithically integrated microsystems: a) pressure 
sensor, b) silicon resonator with pre-amplifier circuit. 
The first application of this integration method was probably pressure sensing 
[125] because of the closed structure, which does not require dicing and 
encapsulation of open, released structures. Another interesting application is the 
micromechanical resonator, which could utilize the possibility of integration of a 
preamplifier and control electronics in the vicinity of the resonator, and thus 
enable good noise matching and a small size for oscillators. 
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6. Conclusions 
The purpose of this work has been the development of new process technology 
and improvements of existing technology for micromachining of SOI wafers. 
The new process technology has been successfully employed in fabrication of 
various prototype devices in monolithic integration of MEMS and ICs.  
Deep silicon etching using the Bosch process and its design dependent 
characteristics has been studied extensively. As a result of these studies a better 
understanding of ARDE and the capability to predict depths of etched patterns 
for a wide range of pattern shape and size, as well as the etch rate as a function 
of exposed area, has been attained.  
The Knudsen flow of reactive fluorine species explains consistently most of the 
aspect ratio dependency of the etch rate. The validity of Mogab's loading effect 
model is shown for deep silicon etching. Elimination of many of the non-
idealities of deep silicon etching is clearly possible, but it requires attention in 
device and process design. The interaction of different non-idealities can 
produce unforeseeable results. 
With the simple SOI process, interesting demonstrator devices have been 
fabricated; especially single crystal resonators have provided much information 
on the challenges and possibilities of constructing frequency references of 
silicon with micromachining. A wide variety of optical methods was applied for 
visualization and inspection of processing results and fabricated devices. 
Especially near-IR microscopy was found to be indispensable to the process and 
device characterization of fabricated micromechanical SOI devices. 
A novel micromachining process that avoids common HF etch related problems 
has been developed. The key advantage of the plug-up sequence is the fact that 
sacrificial oxide etching using HF is done prior to all metallization steps or gate 
dielectric growth. The interior of the closed cavity remains clean and the cavity 
is hermetically sealed by the deposited polysilicon film. 
The complete analog BeCMOS was successfully processed on wafers having 
pre-processed plug-up vacuum cavities. The cavity formation by plug-up 
sequence was shown to be CMOS-compatible, though effort is still needed in the 
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development of sacrificial etching and super-critical carbon dioxide drying 
procedures. This method of MEMS/CMOS integration enables modular 
fabrication of MEMS systems and it can act as a versatile process platform for a 
vast range of applications. 
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